DUAL SYNCHRONOUS PWM CONTROLLER WITH CURRENT SHARING CIRCUITRY AND LDO CONTROLLER **PRELIMINARY DATA SHEET**

FEATURES

- \blacksquare Dual Synchronous Controller in 24-Pin Package with 180° out-of-phase operation
- \blacksquare LDO Controller with Independent Bias Supply
- Can be configured as 2-Independent or 2-Phase PWM Controller
- Programmable Current Sharing in 2-Phase Configuration
- Flexible, Same or Separate Supply Operation \blacksquare
- Operation from 4V to 25V Input \blacksquare
- Programmable Switching Frequency up to 400KHz \blacksquare
- Soft-Start controls all outputs
- **Precision Reference Voltage Available**
- 500mA Peak Output Drive Capability \blacksquare
- \blacksquare Short Circuit Protection for all outputs
- \blacksquare Power Good Output
- Synchronizable with External Clock \blacksquare

APPLICATIONS

- Dual-Phase Power Supply
- DDR Memory Source Sink Vtt Application

DESCRIPTION

The IRU3046 IC combines a Dual synchronous Buck controller and a linear regulator controller, providing a cost-effective, high performance and flexible solution for multi-output applications. The Dual synchronous controller can be configured as 2-independent or 2-phase controller. In 2-phase configuration, the IRU3046 provides a programmable current sharing which is ideal when the output power exceeds any single input power budget. IRU3046 provides a separate adjustable output by driving a switch as a linear regulator. This device features programmable switching frequency up to 400KHz per phase, under-voltage lockout for all input supplies, an external programmable soft-start function as well as output under-voltage detection that latches off the device when an output short is detected.

- Graphic Card
- Hard Disk Drive
- Power supplies requiring multiple outputs

Figure 1 - Typical application of IRU3046 configured as 2-phase converter with current sharing.

PACKAGE ORDER INFORMATION

ABSOLUTE MAXIMUM RATINGS

PACKAGE INFORMATION

ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over Vcc=5V, VcH1=VcH2=VcL=VccLDO=12V and TA=0 to 70°C. Typical values refer to T_A=25°C. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

OV (not rated for inductive load) 5°C To 150°C °C To 125°C

PIN DESCRIPTIONS

Figure 2 - Block diagram of the IRU3046.

THEORY OF OPERATION

Introduction

The IRU3046 is designed for multi-outputs applications. It includes two synchronous buck controllers and a linear regulator controller. The two synchronous controller operates with fixed frequency voltage mode and can be configured as two independent controller or 2-phase controller with current sharing. The timing of the IC is provided through an internal oscillator circuit. These are two out of phase oscillators and can be programmed by using an external resistor from 200KHz to 400KHz per phase. Figure 11 shows switching frequency versus external resistor.

Independent Mode

In this mode the IRU3046 provides two independent outputs with either common or different input voltages. The output voltage of the individual channel is set and controlled by the output of the error amplifier, this is the amplified error signal from the sensed output voltage and the reference voltage. This voltage is compared to the ramp signal and generates fixed frequency pulses of variable duty-cycle, which drives the two N-channel external MOSFETs.

Current Sharing Mode

In the current sharing mode, the two converter's outputs tied together and provide one single output (see Figure 1). In this mode, one control loop acts as a master and sets the output voltage as a regular Voltage Mode buck controller and the other control loop acts as a slave and monitors the current information for current sharing. The current sharing is programmable and sets by using two external resistors in output currents' path. The slave's error amplifier, error amplifier 2 (see Block Diagram) measures the voltage drops across the current sense resistors, the differential of these signals is amplified and compared with the ramp signal and generate the fixed frequency pulses of variable duty cycle to match the output currents.

Out of Phase Operation

The IRU3046 drives its two output stages 180° out of phase. In 2-phase configuration, the two inductor ripple currents cancel each other and result to a reduction of the output current ripple and contribute to a smaller output capacitor for the same ripple voltage requirement.

In application with single input voltage, the 2-phase configuration reduces the input ripple current. This results in much smaller RMS current in the input capacitor and reduction of input capacitor.

Soft-Start

The IRU3046 has a programmable soft start to control the output voltage rise and limit the current surge at the start-up. To ensure correct start-up, the soft-start sequence initiates when the Vcc, VcH1, VcH2, VccLDO and V_{SEN}33 rise above their threshold and generates the Power On Reset (POR) signal. Soft-start function operates by sourcing an internal current to charge an external capacitor to about 3V. Initially, the soft-start function clamps the E/A's output of the PWM converter. As the charging voltage of the external capacitor ramps up, the PWM signals increase from zero to the point the feedback loop takes control.

Shutdown

The converter can be shutdown by pulling the soft-start pin below 0.5V. This can be easily done by using an external small signal transistor. During shutdown the MOSFET drivers and the LDO controller turn off.

Power Good

The IRU3046 provides a power good signal. This is an open collector output and it is pulled low if the output voltages are not within the specified threshold. This pin can be left floating if not used.

Short-Circuit Protection

The outputs are protected against the short circuit. The IRU3046 protects the circuit for shorted output by sensing the output voltages. The IRU3046 shuts down the PWM signals and LDO controller, when the output voltages drops below the set values.

Under-Voltage Lockout

The under-voltage lockout circuit assures that the MOSFET driver outputs and LDO controller remain in the off state whenever the supply voltages drop below set parameters. Normal operation resumes once the supply voltages rise above the set values.

Frequency Synchronization

The IRU3046 can be synchronized with an external clock signal. The synchronizing pulses must have a minimum pulse width of 100ns. If the sync function is not used, the Sync pin can be either connected to ground or be floating.

APPLICATION INFORMATION

Design Example:

The following example is a typical application for IRU3046 in current sharing mode. The schematic is Figure 13 on page 15.

For Switcher: $V_{IN1(MASTER)} = 5V$ $V_{IN2(SLAVE)} = 12V$ V OUT₁ = $1.5V$ $I_{OUT} = 16A$ Δ Vout = 75mV $fs = 200K$ Hz

For Linear Regulator: $V_{IN3} = 3.3V$ $V_{OUT2} = 2.5V$ $I_{OUT2} = 2A$

PWM Section

Output Voltage Programming

Output voltage is programmed by reference voltage and external voltage divider. The Fb1 pin is the inverting input of the error amplifier, which is internally referenced to 1.25V. The divider is ratioed to provide 1.25V at the Fb1 pin when the output is at its desired value. The output voltage is defined by using the following equation:

$$
V_{\text{OUT1}} = V_{\text{REF}} \times \left(1 + \frac{R_6}{R_5}\right) \qquad --(1)
$$

When an external resistor divider is connected to the output as shown in Figure 3.

Equation (1) can be rewritten as:

$$
R_6 = R_5 \times \left(\frac{V_{\text{OUT1}}}{V_{REF}} - 1\right)
$$

This will result to: V OUT1 = 1.5V, VREF = 1.25V, R₅ = 1K, R₆ = 200 Ω

If the high value feedback resistors are used, the input bias current of the Fb pin could cause a slight increase in output voltage. The output voltage set point can be more accurate by using precision resistor.

Soft-Start Programming

The soft-start timing can be programmed by selecting the soft start capacitance value. The start up time of the converter can be calculated by using:

Where: Css is the soft-start capacitor (μ) $t_{\text{STAT}} = 75 \times \text{Css}$ (ms) ---(2)

For a start-up time of 7.5ms, the soft-start capacitor will be 0.1μ F. Choose a ceramic capacitor at 0.1μ F.

Boost Supply

To drive the high-side switch it is necessary to supply a gate voltage at least 4V greater than the bus voltage. This is achieved by using a charge pump configuration as shown in Figure 1. The capacitor is charged up to approximately twice the bus voltage. A capacitor in the range of 0.1μ F to 1μ F is generally adequate for most applications.

Sense Resistor Selection

These resistors will determine the current sharing between two channels. The relationship between the Master and Slave output currents is expressed by:

$$
R_{\text{SEN1}} \times I_{\text{MASTER}} = R_{\text{SEN2}} \times I_{\text{SLAVE}} \qquad --(3)
$$

For an equal current sharing, RSEN1=RSEN1 Choose $\mathsf{R}_{\mathsf{SEN}}=\mathsf{R}_{\mathsf{SEN}}=5\mathsf{m}\Omega$

Input Capacitor selection

The input filter capacitor should be based on how much ripple the supply can tolerate on the DC input line. The ripple current generated during the on time of control MOSFET should be provided by input capacitor. The RMS value of this ripple is expressed by:

$$
I_{RMS} = I_{OUT} \sqrt{D \times (1-D)} \qquad ---(4)
$$

Where:

D is the Duty Cycle, simply D=Vout/VIN. IRMS is the RMS value of the input capacitor current. IOUT is the output current for each channel.

For VIN1=5V, lout1=8A and D1=0.3 Results to: IRMS1=3.6A

And for V_{IN2}=12V, lout₂=8A and D2=0.125 Results to: IRMS₂=2.6A

For higher efficiency, a low ESR capacitor is recommended.

For V_{N1}=5V, choose two Poscap from Sanyo 6TPB330M (6.3V, 330 μ F, 40m Ω , 3A)

For $V_{IN2}=12V$, choose two 16TPB47M (16V, 47 μ F, $70m\Omega$, 1.4A).

Output Capacitor Selection

The criteria to select the output capacitor is normally based on the value of the Effective Series Resistance (ESR). In general, the output capacitor must have low enough ESR to meet output ripple and load transient requirements, yet have high enough ESR to satisfy stability requirements. The ESR of the output capacitor is calculated by the following relationship:

$$
\text{ESR} \leq \frac{\Delta V_{\text{O}}}{\Delta I_{\text{O}}} \qquad \qquad \text{---(5)}
$$

Where: ΔV o = Output Voltage Ripple Δ lo = Output Current Δ V_o=75mV and Δ lo=10A, result to ESR=7.5m Ω

The Sanyo TPC series, Poscap capacitor is a good choice. The 6TPC150M 150 μ F, 6.3V has an ESR 40m Ω . Selecting six of these capacitors in parallel, results to an ESR of \approx 7m Ω which achieves our low ESR goal.

The capacitor value must be high enough to absorb the inductor's ripple current. The larger the value of capacitor, the lower will be the output ripple voltage.

The resulting output ripple current is smaller then each channel ripple current due to the 180° phase shift. These currents cancel each other. The cancellation is not the maximum because of the different duty cycle for each channel.

Inductor Selection

The inductor is selected based on output power, operating frequency and efficiency requirements. Low inductor value causes large ripple current, resulting in the smaller size, but poor efficiency and high output noise. Generally, the selection of inductor value can be reduced to desired maximum ripple current in the inductor (Δi); the optimum point is usually found between 20% and 50% ripple of the output current.

For the buck converter, the inductor value for desired operating ripple current can be determined using the following relation:

$$
V_{IN} - V_{OUT} = L \times \frac{\Delta i}{\Delta t} \; ; \; \Delta t = D \times \frac{1}{fs} \; ; \; D = \frac{V_{OUT}}{V_{IN}}
$$

$$
L = (V_{IN} - V_{OUT}) \times \frac{V_{OUT}}{V_{IN} \times \Delta i \times fs} \qquad ---(6)
$$

Where: V_{IN} = Maximum Input Voltage

V_{OUT} = Output Voltage Δi = Inductor Ripple Current $fs =$ Switching Frequency Δt = Turn On Time $D = Duty$ Cycle

For Δi 1=30% of I_1 , we get: L₁=2.18 μ H For Δi ₂=30% of l₂, we get: L₂=2.7 μ H

The Coilcraft DO5022HC series provides a range of inductors in different values and low profile for large currents.

For L1 choose: DO5022P-222HC (2.2mH,12A) For L_2 choose: DO5022P-332HC (3.3 μ H,10A)

Power MOSFET Selection

The selections criteria to meet power transfer requirements is based on maximum drain-source voltage (V _{DSS}), gate-source drive voltage (VGS), maximum output current, On-resistance R_{DS(ON)} and thermal management.

The MOSFET must have a maximum operating voltage (V_{DSS}) exceeding the maximum input voltage (V_{IN}).

The gate drive requirement is almost the same for both MOSFETs. Caution should be taken with devices at very low V_{GS} to prevent undesired turn-on of the complementary MOSFET, which results a shoot-through current.

The total power dissipation for MOSFETs includes conduction and switching losses. For the Buck converter the average inductor current is equal to the DC load current. The conduction loss is defined as:

Pcond (Upper Switch) = $I_{\text{LOAD}}^2 \times \text{R}_\text{DS(ON)} \times \text{D} \times \vartheta$

Pcond (Lower Switch) = $\int_{\text{LOAD}}^2 x \text{ Rds}(\text{ON}) \times (1 - \text{D}) \times \vartheta$

 ϑ = R_{DS(ON)} Temperature Dependency

The total conduction loss is defined as:

 $P_{CON(TOTAL)}=P_{CON}(Upper Switch)$ ⁺ $P_{CON}(Lower Switch)$

The RDS(ON) temperature dependency should be considered for the worst case operation. This is typically given in the MOSFET data sheet. Ensure that the conduction losses and switching losses do not exceed the package ratings or violate the overall thermal budget.

Choose IRF7460 for control MOSFET and IRF7457 for synchronous MOSFET. These devices provide low onresistance in a compact SOIC 8-Pin package.

The MOSFETs have the following data:

The total conduction losses for the master channel is:

 $P_{COMIMASTER)} = 0.85W$

The total conduction losses for the slave channel is:

 $P_{CON(SLAVE)} = 0.77W$

The control MOSFET contributes to the majority of the switching losses in synchronous Buck converter. The synchronous MOSFET turns on under zero-voltage condition, therefore the turn on losses for synchronous MOSFET can be neglected. With a linear approximation, the total switching loss can be expressed as:

$$
P_{SW} = \frac{V_{DS(OFF)}}{2} \times \frac{tr + tr}{T} \times I_{LOAD}
$$
---(7)

Where:

 $V_{DS(OFF)} = Drain$ to Source Voltage at off time

 $tr =$ Rise Time

 $t = Fall$ Time

T = Switching Period $I_{\text{LOAD}} =$ Load Current

Figure 4 - Switching time waveforms.

From IRF7460 data sheet we obtain:

```
IRF7460
t = 6.9ns
t = 4.3ns
```
These values are taken under a certain condition test. For more detail please refer to the IRF7460 and IRF7457 data sheets.

By using equation (7), we can calculate the switching losses.

 $P_{SW(MASTER)} = 44.8mW$ $P_{SW(SLAVE)} = 107.5mW$

Feedback Compensation

The control scheme for master and slave channels is based on voltage mode control, but the compensation of these two feedback loops is slightly different.

The Master channel sets the output voltage and its feedback loop should take care of double pole introduced by the output filter as a regular voltage mode control loop. The goal is to provide a close loop transfer function with the highest 0dB crossing frequency and adequate phase margin. The slave feedback loop acts slightly different and its goal is using the current information for current sharing.

The master feedback loop sees the output filter. The output LC filter introduces a double pole, -40dB/decade gain slope above its corner resonant frequency, and a total phase lag of 180° (see Figure 5). The resonant frequency of the LC filter expressed as follows:

$$
F_{LC(MASTER)} = \frac{1}{2\pi\sqrt{Lo \times Co}}
$$
 --- (8)

Figure 5 shows gain and phase of the LC filter. Since we already have 180° phase shift just from the output filter, the system risks being unstable.

Figure 5 - Gain and phase of LC filter.

International **IGR** Rectifier

The master error amplifier is a differential-input transconductance amplifier. The output is available for DC gain control or AC phase compensation.

The E/A can be compensated with or without the use of local feedback. When operated without local feedback the transconductance properties of the E/A become evident and can be used to cancel one of the output filter poles. This will be accomplished with a series RC circuit from Comp1 pin to ground as shown in Figure 6.

The ESR zero of the LC filter expressed as follows:

Figure 6 - Compensation network without local feedback and its asymptotic gain plot.

The transfer function (Ve / V _{OUT}) is given by:

$$
H(s) = \left(g_m \times \frac{R_5}{R_6 + R_5} \right) \times \frac{1 + sR_4C_9}{sC_9} \qquad \qquad \text{---}(10)
$$

The (s) indicates that the transfer function varies as a function of frequency. This configuration introduces a gain and zero, expressed by:

$$
|H(s)| = g_m \times \frac{R_5}{R_6 \times R_5} \times R_4 \qquad ---(11)
$$

$$
F_z = \frac{1}{2\pi \times R_4 \times C_9} \qquad ---(12)
$$

The gain is determined by the voltage divider and E/A's transconductance gain.

First select the desired zero-crossover frequency (Fo):

$$
F_{01} > F_{ESR}
$$
 and $F_{01} \le (1/5 \sim 1/10) \times$ fs

Use the following equation to calculate R₄:

$$
R_4 = \frac{V_{\text{OSC}}}{V_{\text{IN(MASTER)}}} \times \frac{F_{\text{O1}} \times F_{\text{ESR}}}{F_{\text{LC}}^2} \times \frac{R_5 + R_6}{R_5} \times \frac{1}{gm} \quad ---(13)
$$

Where:

VIN(MASTER) = Maximum Input Voltage Vosc = Oscillator Ramp Voltage $F₀₁$ = Crossover Frequency for the master E/A FESR = Zero Frequency of the Output Capacitor FLC(MASTER) = Resonant Frequency of Output Filter gm = Error Amplifier Transconductor R_5 and R_6 = Resistor Dividers for Output Voltage Programming

For:

 $V_{IN(MASTER)} = 5V$ V osc = 1.25 V $F₀₁ = 30KHz$ $F_{ESR} = 25.26KHz$ $F_{LC(MASTER)} = 3.57KHz$ $R_5 = 1K$ $R_6 = 200\Omega$ $gm = 600 \mu m$ ho

This results to: R₄=29.7K Ω . Choose: R₄=29.4K Ω

To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency pole:

$$
Fz \approx 75\% F_{LC(MASTER)}
$$
\n
$$
Fz \approx 0.75 \times \frac{1}{2\pi\sqrt{L_0 \times C_0}} \qquad ---(14)
$$
\n
$$
For:
$$
\n
$$
Lo = 2.2\mu H
$$
\n
$$
Co = 900\mu F
$$
\n
$$
Fz = 2.67KHz
$$
\n
$$
R_4 = 24.9K\Omega
$$

Using equations (12) and (14) to calculate Co, we get:

 $C_9 = 2003pF$ Choose: $C_9 = 2200pF$

One more capacitor is sometimes added in parallel with C9 and R4. This introduces one more pole which is mainly used to suppress the switching noise. The additional pole is given by:

$$
F_P = \frac{1}{2\pi \times R_4 \times \frac{C_9 \times C_{POLE}}{C_9 + C_{POLE}}}
$$

The pole sets to one half of switching frequency which results in the capacitor CPOLE:

$$
C_{POLE} = \frac{1}{\pi \times R_4 \times fs - \frac{1}{C_9}} \cong \frac{1}{\pi \times R_4 \times fs}
$$

For F_P < $\leq \frac{fs}{2}$

For a general solution for unconditionally stability for any type of output capacitors, in a wide range of ESR values we should implement local feedback with a compensation network. The typically used compensation network for voltage-mode controller is shown in Figure 7.

Figure 7 - Compensation network with local feedback and its asymptotic gain plot.

In such configuration, the transfer function is given by:

$$
\frac{V_e}{V_{OUT}} = \frac{1 - gmZ_f}{1 + gmZ_N}
$$

The error amplifier gain is independent of the transconductance under the following condition:

 $gmZf \gg 1$ and $gmZ_N \gg 1$ ---(15)

By replacing Z_N and Z_i according to figure 7, the transformer function can be expressed as:

$$
H(s)\text{=}\frac{1}{sRe(C_{12}+C_{11})}\times\frac{(1+sR_{7}C_{11})\times[1+sC_{10}(R_{6}+R_{8})]}{1+sR_{7}\left(\frac{C_{12}C_{11}}{C_{12}+C_{11}}\right)\times(1+sR_{8}C_{10})}
$$

As known, transconductance amplifier has high impedance (current source) output, therefore, consider should be taken when loading the E/A output. It may exceed its source/sink output current capability, so that the amplifier will not be able to swing its output voltage over the necessary range.

The compensation network has three poles and two zeros and they are expressed as follows:

$$
F_{P1} = 0
$$
\n
$$
F_{P2} = \frac{1}{2\pi \times R_8 \times C_{10}}
$$
\n
$$
F_{P3} = \frac{1}{2\pi \times R_7 \times \left(\frac{C_{12} \times C_{11}}{C_{12} + C_{11}}\right)} \approx \frac{1}{2\pi \times R_7 \times C_{12}}
$$
\n
$$
F_{Z1} = \frac{1}{2\pi \times R_7 \times C_{11}}
$$

$$
F_{Z2} = \frac{1}{2\pi \times C_{10} \times (R_6 + R_8)} \approx \frac{1}{2\pi \times C_{10} \times R_6}
$$

Cross Over Frequency:

$$
F_{01} = R_7 \times C_{10} \times \frac{V_{IN}}{V_{OSC}} \times \frac{1}{2\pi \times L_0 \times C_0}
$$
---(16)

Where:

 V_{IN} = Maximum Input Voltage Vosc = Oscillator Ramp Voltage Lo = Output Inductor Co = Total Output Capacitors

The stability requirement will be satisfied by placing the poles and zeros of the compensation network according to following design rules. The consideration has been taken to satisfy condition (15) regarding transconductance error amplifier.

1) Select the crossover frequency:

Fo < FESR and Fo \le (1/10 ~ 1/6) \times fs

- 2) Select R₇, so that R₇ >> $\frac{2}{\sqrt{2}}$ gm
- 3) Place first zero before LC's resonant frequency pole.

$$
F_{z1} \cong 75\% \text{ F}_{LC}
$$

$$
C_{11} = \frac{1}{2\pi \times F_{z1} \times R_{7}}
$$

4) Place third pole at the half of the switching frequency.

$$
F_{P3} = \frac{fs}{2}
$$

$$
C_{12} = \frac{1}{2\pi \times R_7 \times F_{P3}}
$$

 C_{12} > 50pF If not, change R₇ selection.

5) Place R_7 in (16) and calculate C_{10} :

$$
C_{^{10}} \leq \; \frac{2\pi \times Lo \, \times Fo \, \times \, Co}{R_7} \times \frac{V_{\text{OSC}}}{V_{\text{IN}}}
$$

6) Place second pole at ESR zero. $F_{P2} = F_{ESR}$

$$
R_8 = \frac{1}{2\pi \times C10 \times F_{P2}}
$$

Check if $R_8 > \frac{1}{g_m}$

If R_8 is too small, increase R_7 and start from step 2.

7) Place second zero around the resonant frequency. $Fzz = F_{LC}$

$$
R_6 = \frac{1}{2\pi \times C10 \times F_{Z2}} - R_8
$$

8) Use equation (1) to calculate R₅:

$$
R_5 = \frac{V_{REF}}{V_{OUT} - V_{REF}} \times R_6
$$

These design rules will give a crossover frequency approximately one-tenth of the switching frequency. The higher the band width, the potentially faster the load transient speed. The gain margin will be large enough to provide high DC-regulation accuracy (typically -5dB to - 12dB). The phase margin should be greater than 45° for overall stability.

The slave error amplifier is a differential-input transconductance amplifier as well, the main goal for the slave feed back loop is to control the inductor current to match the masters inductor current as well provides highest bandwidth and adequate phase margin for overall stability.

The transfer function of power stage is expressed by:

$$
G(s) = \frac{I_{12}(s)}{Ve(s)} = \frac{V_{IN} - V_{OUT}}{sL_2 \times V_{OSC}}
$$
 --- (17)
Where:

$$
V_{IN} = Input \tVoltage
$$

$$
V_{OUT} = Output \tVoltage
$$

$$
L_2 = Output \tInductor
$$

$$
V_{OSC} = Oscillator Peak \tVoltage
$$

As shown the transfer function is a function of inductor current.

The transfer function for the compensation network is given by equation (18), when using a series RC circuit as shown in Figure 8:

$$
D(s) = \frac{Ve(s)}{R_{s2} \times I_{12}(s)} = \left(g_m \times \frac{R_{s1}}{R_{s2}} \right) \times \left(\frac{1 + sC_2R_2}{sC_2} \right) \quad \text{---}(18)
$$

Figure 8 - The PI compensation network for slave channel.

The loop gain function is:

$$
H(s)= [G(s) \times D(s) \times R_{\text{S2}}]
$$

$$
H(s)=R_{\text{S2}} \times (g_m \times \frac{R_{\text{S1}}}{R_{\text{S2}}}) \times (\frac{1+sR_2C_2}{sC_2}) \times (\frac{V_{\text{IN}} \cdot V_{\text{OUT}}}{sL_2 \times V_{\text{OSC}}})
$$

Select a zero crossover frequency (F_{oz}) one-tenth of the switching frequency:

$$
F_{O2} = \frac{fs}{10}
$$

$$
F_{O2} = 20 \text{KHz}
$$

$$
H(Fo) = g_m \times R_{s1} \times R_2 \times \frac{V_{IN} - V_{OUT}}{2\pi \times Fo \times L_2 \times Voc} = 1 \quad ---(19)
$$

From (18) , R_2 can be express as:

$$
R_2 = \frac{1}{g_m \times R_{s1}} \times \frac{2\pi \times F_{02} \times L_2 \times V_{OSC}}{V_{IN(SLAVE)} - V_{OUT}} \qquad \qquad \text{---}(20)
$$

Set the zero of compensator to be half of FLC(SLAVE), the compensator capacitor, C₂, can be calculated as:

$$
F_{LC(SLAVE)} = \frac{1}{2\pi \sqrt{L_2 \times Cov}}\n\nFz = \frac{F_{LC(SLAVE)}}{2}\n\nC_2 = \frac{1}{2\pi \times R_2 \times Fz} \qquad ---(21)
$$

Using equations (20) and (21) we get the following values for R_2 and C_2 .

C₂=6606pF; Choose: C₂=6800pF R2=16.45K; Choose: R2=16.5K

LDO Section

Output Voltage Programming

Output voltage for LDO is programmed by reference voltage and external voltage divider. The Fb3 pin is the inverting input of the error amplifier, which is internally referenced to 1.25V. The divider is ratioed to provide 1.25V at the Fb3 pin when the output is at its desired value. The output voltage is defined by using the following equation:

$$
V_{\text{OUT2}} = V_{\text{REF}} \times \left(1 + \frac{R_7}{R_{10}}\right)
$$

For:

$$
V_{\text{OUT2}} = 2.5V
$$

$$
V_{\text{REF}} = 1.25V
$$

$$
R_{10} = 1K\Omega
$$

Results to $R_{7}=1K\Omega$

LDO Power MOSFET Selection

The first step in selecting the power MOSFET for the linear regulator is to select the maximum $R_{DS(ON)}$ based on the input to the dropout voltage and the maximum load current.

$$
R_{DS(ON)} = \frac{V_{IN3} - V_{OUT2}}{I_{OUT2}}
$$

For:

$$
V_{IN3} = 3.3V
$$

$$
V_{OUT2} = 2.5V
$$

$$
I_{OUT2} = 2A
$$

Results to: $R_{DS(ON)(MAX)} = 0.4\Omega$

Note that since the MOSFET RDS(ON) increases with temperature, this number must be divided by ~1.5 in order to find the RDS(ON)(MAX) at room temperature. The IRLR2703 has a maximum of 0.065 Ω R_{DS(ON)} at room temperature, which meets our requirements.

Layout Consideration

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor directly to the drain of the high-side MOSFET, to reduce the ESR replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.

Figure 9 - Programming the output voltage for LDO.

IRU3046

TYPICAL APPLICATION

Figure 10 - Typical application for IRU3046 configured as two independent controllers.

Figure 11 - Switching frequency per phase vs. Rt

TYPICAL APPLICATION

Figure 12 - Typical application for IRU3046 configured for DDR memory application.

DEMO-BOARD APPLICATION

Dual Input: 5V and 12V to 1.5V @ 16A

Figure 13 - Demo-board application of IRU3046.

DEMO-BOARD APPLICATION

Application Parts List

International **IGR** Rectifier

WAVEFORMS

Figure 14 - Gate signals vs. inductor currents. Ch1: Gate signal for control FET(master) (10V/div). Ch2: Gate signal for control FET(slave) (20V/div). Ch3: Inductor current for master channel (5A/div). Ch4: Inductor current for slave channel (5A/div). VMASTER=5V, VSLAVE=12V, IOUT=10A

Figure 16 - Gate signals.

Ch1: Gate signal for control FET(master) (10V/div).

Ch2: Gate signal for sync FET(master) (10V/div).

Ch3: Gate signal for control FET(slave) (20V/div).

Ch4: Gate signal for sync FET(slave) (10V/div).

WAVEFORMS

International **IGR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information *Data and specifications subject to change without notice. 02/01*

NOTE: ALL MEASUREMENTS ARE IN MILLIMETERS.

PACKAGE SHIPMENT METHOD

International **ISR** Rectifier **IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information *Data and specifications subject to change without notice. 02/01*